




Ch 3.3 From latch to flipflop to register


Follow the progression of circuits building to a register: 1. SR latch -> 2. clocked SR latch -> 3. clocked D latch -> 4. edge-triggered D flipflop -> 5. register



4. D flipflop - see the components: SR latch, D latch, clock and pulse generator?



5. Register - 8 flipflops, one per bit, watch the invert bubbles - clear is active low, clk too



<p>Pulse generator</p> <p>All devices have at least a small delay</p> <p>Turn a clock edge into a pulse within our flipflop</p>	
--	--

Feedback in a circuit implies that previous state is important. Not combinational.
 Latch (level-triggered) vs. Flipflop (edge-triggered). Advantage of edge-triggered?
 Active high vs. active low. Watch the invert bubbles!
 There are other flavors of flipflops not shown in our text: JK, T, etc.

<p>D latch symbols</p>	<p>D flipflop symbols</p>
-------------------------------	----------------------------------